Table of Contents
1 Cover
5 Preface
7 PART 1 1 Development Chain 1.1. Layers of languages, stages of development and tools 1.2. Fundamental software tools for development 1.3. Assembly language 1.4. Conclusion 2 Debugging and Testing 2.1. Hardware support 2.2. Debugging 2.3. Testing 2.4. Conclusion
8 PART 2 3 Changes in the Organization of the Earliest Microcomputers 3.1. Apple II 3.2. IBM PCs 3.3. Chipset 3.4. Motherboard architectures 3.5. Evolution of microcomputer firmware 3.6. Conclusion
10 Exercises
11 Acronyms
12 References
13 Index
List of Illustrations
1 Chapter 1Figure 1.1. Example of lines from a program written in 80x86 assembly languageFigure 1.2. Levels of languages in computingFigure 1.3. Development chain for a program written in a compilable high-level l...Figure 1.4. Relationship between the type and levels of languagesFigure 1.5. Software development chain in a mixed-language environment and with ...Figure 1.6. API and ABI interfaces and Hardware Abstraction Layer. For a color v...Figure 1.7. Information flow for assemblyFigure 1.8. Functional phases of assemblyFigure 1.9. Example of a symbol table extracted from the listing file in Figure ...Figure 1.10. Example of a listing file generated by tasm (symbol table in Figure...Figure 1.11. I/O for link editingFigure 1.12. Types of librariesFigure 1.13. Example of a source file for a microcontroller from the Atmel AVR f...Figure 1.14. Example of a program with macro-instruction and then expansionFigure 1.15. Development chain with macro-management
2 Chapter 2Figure 2.1. The Intel SDK85 evaluation kit. For a color version of this figure, ...Figure 2.2. Communication between host and target systems. For a color version o...Figure 2.3. The Atmel STK500 evaluation kit. For a color version of this figure,...Figure 2.4. Microcontroller with integrated EPROM seen through the package’s qua...Figure 2.5. ISP and PDI interfaces for the Atmel STK600 evaluation kitFigure 2.6. Management state diagram compatible with the IEEE 1149.1 standardFigure 2.7. Compatibility between standardized instructions and target registersFigure 2.8. Hardware emulation chain. For a color version of this figure, see ww...Figure 2.10. The Atmel Studio simulator. For a color version of this figure, see...Figure 2.11. The Borland TurboDebugger. For a color version of this figure, see ...Figure 2.12. Debugging link with BDM access (HCS08/RS08 target system). For a co...Figure 2.13. BDM interface signalsFigure 2.14. Debugging connection using a JTAG port. For a color version of this...Figure 2.15. A chain of test modules.Figure 2.16. JTAG logic around the initial coreFigure 2.17. A typical boundary-scan register cell (a) with an example implement...Figure 2.18. JTAG connector examplesFigure 2.19. Components required by the standardFigure 2.20. Redirected debugging with gdb. For a color version of this figure, ...
3 Chapter 3Figure 3.1. Original Apple II motherboard (Rev. 0). For a color version of this ...Figure 3.2. Apple II block diagram (Gayler 1983)Figure 3.3. Top view of Apple II expansion slot (Gayler 1983)Figure 3.4. Installed daughter boards (unknown source). For a color version of t...Figure 3.5. IBM 5150 (original PC) motherboard. For a color version of this figu...Figure 3.6. Overview of the IBM 5150 motherboard (IBM 1984a). For a color versio...Figure 3.7. Overhead view of the 5150 bus expansion slot and its signals (IBM 19...Figure 3.8. IBM 5160 motherboard (PC XT). For a color version of this figure, se...Figure 3.9. Overview of the PC XT motherboard (IBM 1983). For a color version of...Figure 3.10. Topography of main memory (Figure 2.110 in Darche (2012) completed)Figure 3.11. IBM 5170 type 1 motherboard (PC AT). For a color version of this fi...Figure 3.12. Overview of the PC AT type 1 motherboard (IBM 1984b). For a color v...Figure 3.13. Overview of the PC AT type 2 motherboard (IBM 1986). For a color ve...Figure 3.14. ISA bus expansion slot extended to 16 bits and its 16-bit expansion...Figure 3.15. AT block diagram (IBM 1984b)Figure 3.16. Architecture based on the
